Docket: 43876-155 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of : Customer Number: 20277

HANSEN et al. Confirmation Number: 4560

HANSEN et al. : Confirmation Number: 4560

Application No.: 10/757,516 : Group Art Unit: 2183 : Filed: January 15, 2004 : Examiner: Eric Coleman

For: PROGRAMMABLE PROCESSOR AND SYSTEM FOR STORE MULTIPLEX

OPERATION

SUPPLEMENTAL DECLARATION OF KORBIN VAN DYKE

I, Korbin Van Dyke, state that:

Summary of My Opinions

- I previously submitted a declaration in connection with this proceeding (see Van Dyke Declaration dated August 15, 2007), referenced hereinafter as the "initial Van Dyke declaration". For brevity, I will not repeat information set forth in the initial Van Dyke declaration in this declaration.
- 2. In preparation of this declaration I have reviewed U.S. Patent Application Serial No. 10/757,516. I have also reviewed U.S. Patent Nos. 5,742,840 and 6,295,599 (respectively the '840 and '599 patents) that the 10/757,516 patent application indirectly claims priority to, as well as appendices to the '840 and '599 patents (the Terpsichore and Zeus System Architecture manuals, respectively, and hereinafter referred to respectively as the Terpsichore and the Zeus manuals). I have reviewed the Office Action for the 10/757,516 patent application mailed on October 30, 2007, including the paragraph on page 11 that discusses the Response to Arguments and particularly the Examiner's conclusion that the priority for the claimed invention does not supported by the '840 or the '599 patents, since limitations of claims 9, 18, 24, 25, 31, and 32 are not supported by the '840 or the '599 patents. My understanding is that the features of the claimed invention are taught and supported by complying with the written description requirement and the enablement requirement. My understanding of the written description requirement is that a patent disclosure must describe the claimed invention in sufficient detail that one of ordinary

skill in the art can reasonably conclude that the inventor had possession of the claimed invention at the time of filing the patent disclosure. My understanding of the enablement requirement is that the patent disclosure must contain sufficient information regarding the subject matter of the claims to enable one of ordinary skill in the pertinent art to make and use the claimed invention. I further understand that whether the enablement requirement is met depends on whether undue experimentation is necessary for one of skill in the art to practice the invention in light of the patent disclosure.

- 3. Based on my review of the materials identified in paragraph 2 of this declaration, it is my opinion that with respect to the following limitations relating to claims 9, 18, 24, 25, 31, and 32 (as amended), the disclosures of the '840 patent and the '599 patent each indicate that the inventors were in possession of the claimed invention of the 10/757,516 patent application as of the August 16, 1995 filing date of the '840 patent and further as of the August 24, 1999 filing date of the '599 patent; and further the disclosures of the '840 patent and the '599 patent each would have enabled a person of ordinary skill in the art to make and use, without undue experimentation, the claimed invention of the 10/757,516 patent application as of the August 16, 1995 filing date of the '840 patent, and further as of the August 24, 1999 filing date of the '599 patent. The limitations referred to are:
 - {claim 9} "wherein the execution unit is further operable to, in response to decoding a second single instruction specifying a register containing a first plurality of floating-point operands and another register containing a second plurality of floating-point operands, multiply the first plurality of floating-point operands by the second plurality of floating-point operands to produce a plurality of products and provide the plurality of products to partitioned fields of a result register as a catenated result"
 - {claim 18} "wherein the execution unit is further operable to, in response to decoding a second single instruction specifying a register containing a first plurality of floating-point operands and another register containing a second plurality of floating-point operands, multiply the first plurality of floating-point operands by the second plurality of floating-point operands to produce a plurality of products and provide the plurality of products to partitioned fields of a result register as a catenated result"
 - {claim 24} "wherein each of the first and second operands has a width of 64 bits"
 - {claim 25} "wherein the execution unit is further capable of executing a plurality of different group floating-point arithmetic operations that arithmetically operate on multiple floating-point operands stored in partitioned fields of registers in the register file to produce a catenated result that is returned to a register in the register file, wherein the catenated result comprises a plurality of individual floating-point results"
 - {claim 31} "wherein each of the first and second operands has a width of 64 bits"

{claim 32} "wherein the execution unit is further capable of executing a plurality of different group floating-point arithmetic operations that arithmetically operate on multiple floating-point operands stored in partitioned fields of registers in the register file to produce a catenated result that is returned to a register in the register file, wherein the catenated result comprises a plurality of individual floating-point results"

Summary of '840 Analysis:

- 4. The disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitions of claim 9 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-21 (describing floating-point data formats), 24-25 (describing general registers), 29 and 47-48 (describing floating-point arithmetic hardware), and 129-131 of the Terpsichore manual (describing details of Group Floating-point instructions such as various forms of Group Floating-point Multiply instructions) there are detailed descriptions of the aforementioned claim elements.
- 5. The aforementioned limitations of claim 18 (a data processing system claim) are substantially similar to the aforementioned limitations of claim 9 (a programmable processor claim). Further, parent claim context providing antecedent basis for claim 18 (specifically "the execution unit") is substantially similar to corresponding parent claim context of claim 9. Thus, for at least the reasons described in paragraph 4 of this declaration, the disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 18 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.
- 6. The disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 24 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 24-25 (describing general registers), 26 (generally describing store instructions), and 150-157 of the Terpsichore manual (describing details of Store and Store Immediate instructions such as various forms of Store Immediate and Store Multiplex Immediate instructions) there are detailed descriptions of the aforementioned claim elements.
- 7. The disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 25 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-21 (describing floating-point data formats), 24-25 (describing general registers), 29 and 47-48 (describing floating-point arithmetic hardware), and 129-131 of the Terpsichore manual (describing details of Group Floating-point

instructions such as various Group Floating-point Add, Divide, and Multiply forms) there are detailed descriptions of the aforementioned claim elements.

- 8. The aforementioned limitations of claim 31 (a device claim) are substantially similar to the aforementioned limitations of claim 24 (a programmable processor claim). Further, parent claim context providing antecedent basis for claim 31 (specifically "the first and second operands") is substantially similar to corresponding parent claim context of claim 24. Thus, for at least the reasons described in paragraph 6 of this declaration, the disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 31 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.
- 9. The aforementioned limitations of claim 32 (a device claim) are substantially similar to the aforementioned limitations of claim 25 (a programmable processor claim). Further, parent claim context providing antecedent basis for claim 32 (specifically "the execution unit") is substantially similar to corresponding parent claim context of claim 25. Thus, for at least the reasons described in paragraph 7 of this declaration, the disclosure of the '840 patent provides detailed information and description that 1 believe indicates that the inventors were in possession of the aforementioned limitations of claim 32 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

Summary of '599 Analysis:

- 10. The disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limited have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 14-16 (describing floating-point data formats), 19-20 (describing general registers), 23-24 and 55 (describing floating-point arithmetic hardware), and 258-260 of the Zeus manual (describing details of Ensemble Floating-point instructions such as various forms of Ensemble Multiply Floating-point instructions) there are detailed descriptions of the aforementioned claim elements. Note that in the Zeus manual, group floating-point instructions are termed 'ensemble' floating-point instructions.
- 11. The aforementioned limitations of claim 18 are substantially similar to the aforementioned limitations of claim 9. Thus, for at least the reasons described in paragraph 10 of this declaration, the disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 18 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.
- 12. The disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 24 (as amended) of the 10/757,516 patent application, and that I further believe would

have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-20 (describing general registers), 21 (generally describing store instructions), 123-125, and 128-130 of the Zeus manual (describing details of Store and Store Immediate instructions, including Store Multiplex and Store Multiplex Immediate forms) there are detailed descriptions of the aforementioned claim elements.

- 13. The disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 25 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 14-16 (describing floating-point data formats), 19-20 (describing general registers), 32-24 and 55 (describing floating-point arithmetic hardware), and 258-260 of the Zeus manual (describing details of Ensemble Floating-point instructions, such as various Ensemble Multiply, Add, and Divide forms) there are detailed describions of the aforementioned claim elements.
- 14. The aforementioned limitations of claim 31 are substantially similar to the aforementioned limitations of claim 24. Thus, for at least the reasons described in paragraph 12 of this declaration, the disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 31 (as amended) of the 10757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.
- 15. The aforementioned limitations of claim 32 are substantially similar to the aforementioned limitations of claim 25. Thus, for at least the reasons described in paragraph 13 of this declaration, the disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 32 (as amended) of the 10/757,516 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation
- 16. A detailed explanation of the basis for my opinions is set forth in the remainder of this declaration.

Detailed Basis for My Opinions

Analysis of the disclosures of the '840 and the '599 patents:

- 17. For brevity, the following analysis focuses on and provides details relating to the '840 patent, while reciting summary information pointing out where similar descriptive information is provided in the '599 patent.
- 18. As discussed in paragraph 20 of the initial Van Dyke declaration, the '840 patent describes structure of a general purpose, programmable media processor (including, for example, a register file and an execution unit), and the '840 patent recites that an instruction set for the


general purpose media processor is described by the Microfiche Appendix (referred to herein as the Terpsichore manual). In addition to elements discussed in paragraph 20 of the initial Van Dyke declaration, the '840 patent also describes that a unified stream of media data is processed by storage into the register file 110, and multi-precision arithmetic operations are performed on the media data. The operations include Boolean, integer, and floating-point mathematical operations (see '840, column 5, lines 47-53). Floating-point addition, subtraction, multiplication, division, and square root are supported in hardware ('840, column 15, lines 57-59). Similarly, the '599 patent describes structure of a general purpose, programmable processor for broadband applications, and the '599 patent includes and refers to a Microfiche Appendix (referred to herein as the Zeus manual) that describes, for example, an instruction set for the general purpose processor.

19. The Terpsichore manual describes all of the aforementioned elements of claims 9, 18, 24, 25, 31, and 32, on at least pages 19-21, 24-26, 29, 47-48, 129-131, and 150-157 (attached as Exhibit A). The Zeus manual describes all of the elements of claims 9, 18, 24, 25, 31, and 32, on at least pages 14-16, 19-21, 23-24, 55, 123-125, 128-130, and 258-260 (attached as Exhibit B).

Claims 9 and 18

20. The Terpsichore manual describes all of the aforementioned elements of claim 9 (and the substantially similar aforementioned elements of claim 18), on at least pages 19-21, 24-52, 92, 47-48, and 129-131, describing Group Floating-point instructions such as various forms of Group Floating-point Multiply instructions. Paragraphs 21-27 of this declaration discuss selected portions of those pages. Paragraphs 28-32 of this declaration discuss how the elements of claim 9 (and the substantially similar aforementioned elements of claim 18) are described by those pages. The Zeus manual describes all of the elements of claim 9 (and the substantially similar aforementioned elements of claim 18), on at least pages 14-16, 19-20, 23-24, 55, and 258-260.

21. The '840 patent describes various floating-point data sizes such as 16, 32, 64, and 128 bits (see '840, column 15, lines 62-65, and Fig. 9b, reproduced below). The Terpsichore manual, for example on pages 19-21, describes the various floating-point data sizes as designed to satisfy ANSI/IEEE standard 754-1985. Similarly, the Zeus manual, for example on pages 14-16, provides similar information.



22. The '840 patent provides description relating to floating-point hardware capabilities, such as in the Terpsichore manual on page 29, "operations supported in hardware are floating-point add, subtract, multiply, divide, and square root", and further on page 47, "partitioning favored for the initial implementation places all instructions that involving shifting and shuffling in one execution unit, and all instructions that involve multiplication, including fixed-point and floating-point multiply and add in another unit". Similarly, the Zeus manual, for example on pages 23-24 and 55, has similar descriptive information.

23. The Terpsichore manual describes several variations of Group Floating-point Multiply instructions, such as GF.MUL.16, GF.MUL.32, and GF.MUL.64, (among others) as described on pages 129-131, and reproduced below (excerpted and annotations added). Similarly, the Zeus manual, for example on pages 258-260, provides similar information.

Group Fioating-point

These operations take two values from registers, perform floating-point arithmetic on groups of bits in the operands, and place the concatenated results in a register.

Operation codes	
GF.MUL.16	Group floating-point multiply half
GF.MUL.16.C	Group floating-point multiply half ceiling
GF.MUL.16.F	Group floating-point multiply half floor
GF.MUL.16.N	Group floating-point multiply half nearest
GF.MUL.16.T	Group floating-point multiply half truncate
GF.MUL.16.X	Group floating-point multiply half exact
GF.MUL.32	Group floating-point multiply single
GF.MUL.32.C	Group floating-point multiply single ceiling
GF.MUL.32.F	Group floating-point multiply single floor
GF.MUL.32.N	Group floating-point multiply single nearest
GF.MUL.32.T	Group floating-point multiply single truncate
GF.MUL.32.X	Group floating-point multiply single exact
GF.MUL.64	Group floating-point multiply double

24. The Terpsichore manual, on page 130, describes an instruction format for the Group Floating-point instructions (including Multiply forms as well as Add and Divide forms), reproduced below. Similarly, the Zeus manual, for example on page 260, provides similar information.


<u>Format</u>

The operands of the Group Floating-point instructions (such as Multiply forms) include 'ra', 'rb', and 'rc'. As described in more detail in paragraphs 26(b)-26(c)ii of this declaration, contents of registers specified by the 'ra' and 'rb' operands are interpreted as respective collections of partitioned floating-point operands. The partitioned floating-point operands relating to 'ra' and 'rb' are pairwise multiplied together, and the results are concatenated and then stored in a register specified by the 'rc' operand.

25. The Terpsichore manual, on pages 24-25, describes registers referenced as operands of some instructions (such as Group Floating-point instructions, including Multiply forms as well as Add and Divide forms), as reproduced below (with annotations illustrating examples of an 'ra' operand of '0' and an 'rb' operand of '62'). Similarly the Zeus manual, for example on pages 19-20, provides similar information.

General Registers

Terpsichore user state includes 64 general registers. All are identical; there is no dedicated zero valued register, and there are no dedicated floating-point registers.



The forgoing registers are included in register file 110 of Fig. 7 of the '840 patent.

26. The Terpsichore manual, on pages 130-131, describes a definition of various Group Floating-point instructions, including several Multiply forms. The definition is reproduced below, with annotations highlighting several elements that are discussed in the following sub-paragraphs concerning highlights of what one of ordinary skill in the art would understand from the description of the Terpsichore manual. Similarly, the Zeus manual, for example on page 260, provides similar information.

Definition

```
del GroupFloatingPoint(op.prec.round.ra.rb.rc) as
[2] → { a ← RegRead(ra 128)
b ← RegRead(rb 128)
         for i ← 0 to 128-prec by prec
              ar - F(pres.a, prec. 1 i)
     [4] → {ai ← F(prec.bi+prec.1 ii)
              d coundaNONE then
                      if isSignallingNaN(ai) I isSignallingNaN(bi)
                           raise FloatingPointException
                     case op of
                          F.DIV
                                if bi=0 then
                                     raise FloatingPointArithmetic
                          others:
                     endcase
                                                                         ← [3]
                endif
                case op of
                     GF.ADD:
                          ci ← ai+bi
             [1] → GF.MÜL:
                  [5] → ci ← ai*bi
GF.DIV.:
                          ci ← ai/bi
                endcase
                case op of
                     GF.ADD, GF.MUL, GF.DIV:
                   [6] →Ci+prec-1..i ← PackF(prec, ci)
                endcase
           endior
           endcase
          case round of
               X:
               N:
                T:
               NONE:
          endcase
          if ron then
               raise ReservedInstruction
          endif
   [7] → RegWrite(rc. 128, c)
          endcase
    enddef
```

- (a) The 'op' field of the instruction is decoded to distinguish a Multiply form (MUL) from an Add (ADD) or Divide (DIV) form, for example, as highlighted by annotation [1].
- (b) Source operands are read from pairs of registers, as specified by the 'xa' and 'xb' operands, into variables 'a' and 'b', respectively (see annotation [2]), such as including reading REG[0] into the least-significant 64 bits of 'a' and REG[1] into the most-significant 64 bits of 'a', when 'xa' is 0.

- (c) A 'for' construct (see annotation [3]) specifies a number of evaluations of elements of the construct according to a 'prec' operand that specifies a (floatingpoint) precision to interpret the operands.
 - i. For example, if the 'prec' operand is 16, then the 'for' construct is evaluated with eight values for variable 'i' (0, 16, 32, 48, 64, 80, 96, and 112), respectively. For another example, if the 'prec' operand is 64, then the construct is evaluated with two values for 'i' (0 and 64), respectively.
 - ii. Each evaluation begins by determining a partitioned floating-point value from each of the variables 'a' and 'b' (see annotation [4]) in accordance with the 'prec' operand. For example, if the 'prec' operand is 16, then for the evaluation where 'i' is 0, a first partitioned floating-point value is determined from 'a' from the least-significant 16 bits of 'a', or 'a_{15.0}' as identified by the expression ' $a_{i+prec-1..i}$ ' in the definition. Further in the evaluation where 'i' is 0, a second floating-point value is determined from the least 16 bits of 'b'. Continuing with the example, for the evaluation where 'i' is 16, partitioned floating-point values are determined from the next-most-significant 16 bits of 'a' and 'b', such that bits 31 to 16 determine the floating-point values. Further continuing with the example, for the evaluation where 'i' is 112, partitioned floating-point values are determined from the most significant 16 bits of 'a' and 'b'. For another example of construct evaluations, if the 'prec' operand is 64, then the 'for' construct is evaluated with two values for 'i' (0 and 64). Partitioned floating-point values are determined in the evaluation where 'i' is 0 as the least-significant 64 bits of 'a' and 'b', and in the evaluation where 'i' is 64 as the most-significant 64 bits.
 - The 'for' construct processing continues by decoding a rounding mode and processing accordingly, and then decoding the 'op' field of the instruction (see previously discussed annotation [1]).
 - iv. In the case of a Multiply form, the 'for' construct processing continues by multiplying the partitioned floating-point values from 'a' and 'b' by each other (see annotation [5]). The multiplying is in accordance with floatingpoint multiplying.
 - v. The 'for' construct processing completes by writing the result of the multiplies into appropriate bits of destination variable 'c' (see annotation [6]) in accordance with the 'pree' operand. The appropriate bit locations of 'c' are identical to the bit locations of 'a' and 'b' that the partitioned floating-point values were determined from. For example, if the 'pree' operand is 16, then for the evaluation where 'i' is 0, the least-significant 16 bits (i.e. bits 15 to zero) of 'c' are written, and for the evaluation where 'i' is 16, the next-most-significant 16 bits (i.e. bits 31 to 16) of 'c' are written. For the evaluation where 'i' is 112, the most-significant bits (i.e. bits 15 to 112) of 'c' are written.

- vi. Note that each evaluation of the 'for' construct is independent of the other evaluations, serving to operate on different unique and non-overlapping partitioned fields of the operands. Thus each evaluation is performable in parallel with the other evaluations, sequentially with the other evaluations, or any combination thereof.
- (d) After completion of the 'for' construct, processing completes by writing 'c' into a pair of registers, as specified by the 'rc' operand (see annotation [7]).

One of ordinary skill in the art would readily understand that the computation of the floating-point multiplies would occur in ALU 102 of Fig. 7.

- 27. Thus the Group Floating-point Multiply instructions are described in the Terpsichore manual (and also the Zeus manual) as interpreting contents of two source registers as respective pluralities of floating-point operands that are multiplied together, producing a plurality of products as results. The results are concatenated together and stored in a register specified by a third operand.
- 28. At least the Terpsichore manual pages 19-21, 24-25, 29, 47-48, and 129-131 describe all elements of claim 9 and substantially similar claim 18 (as amended), as described in more detail in paragraphs 29-32 of this declaration. Similarly, at least the Zeus manual pages 14-16, 19-20, 23-24, 55, and 258-260 describe all elements of claim 9 and substantially similar claim 18 (as amended).
- 29. The element (of claim 9) wherein the execution unit is further operable, in response to decoding a second single instruction specifying a register containing a first plurality of floating-point operands and another register containing a second plurality of floating-point operands is described by the Terpsichore manual, for example as annotated and discussed by paragraphs 21-27 of this declaration. Each of the Group Floating-point Multiply instructions is an exemplary single instruction that specifies registers containing respective pluralities of floating-point operands, via, for example, the 'ra', and 'rb' operands. See paragraphs 26(b) and 26(c)ii of this declaration for additional detailed discussion. As discussed in paragraph 22 of this declaration, an execution unit is clearly disclosed that is operable as claimed in this element of claim 9, as well as the other elements of claim 9 discussed in the following paragraphs.
- 30. The element (execution unit operable to) <u>multiply the first plurality of floating-point operands by the second plurality of floating-point operands to produce a plurality of products is described by the Terpsichore manual, for example as annotated and discussed in paragraphs 21-27 of this declaration. Each of the Group Floating-point Multiply instructions is operable to perform a floating-point multiply on operands from registers specified by 'ra' and 'rb'. See paragraph 26(c) iv of this declaration for additional detailed discussion.</u>
- 31. The element (execution unit operable to) provide the plurality of products to partitioned fields of a result register as a catenated result is described by the Terpsichore manual, for example as annotated and discussed in paragraphs 21-27 of this declaration. Each of the Group Floating-point Multiply instructions is operable to produce products into fields of bits of

result registers via, for example, the 'rc' operand. See paragraphs 26(c)v and 26(d) of this declaration for additional detailed discussion.

32. Thus every element of claim 9 and substantially similar claim 18 (as amended) are described at least by the Terpsichore manual on pages 19-21, 24-25, 29, 47-48, and 129-131, addition, every element of claim 9 and substantially similar claim 18 are also described at least by the Zeus manual on pages 14-16 (describing floating-point data formats), pages 19-20 (describing general registers), pages 23-24 and 55 (describing floating-point arithmetic hardware), and pages 258-260 (a definition for Ensemble Floating-point instructions, including Multiply forms).

Claims 24 and 31

- 33. The Terpsichore manual describes all of the aforementioned elements of claim 24 (and the substantially similar aforementioned elements of claim 31), on at least pages 24-26 and 150-157, describing Store Immediate instructions such as various forms of Store Multiplex Immediate instructions. The Zeus manual describes all of the elements of claim 24 (and the substantially similar aforementioned elements of claim 31), on at least pages 19-21, 123-125, and 128-130.
- 34. Claim 24 is dependent upon claim 19, and context associated with the element (of claim 24) the first and second operands is from claim 19, reproduced below (as amended):
 - - interface and the data path;
 a register file comprising a plurality of registers coupled to the data
 path; and an execution unit, coupled to the instruction and data paths, that is
 operable to decode and execute instructions received from the instruction path, the
 execution unit capable of performing a bitwise insert operation that operates on a
 first and a second operand stored in at least one register in the register file,
 wherein each bit in the second operand is individually selectable as either having
 a first predetermined value or a second predetermined value, wherein for each bit
 in the first operand, the bitwise insert operation inserts the bit into a
 corresponding bit position in a destination value if a corresponding bit in the
 second operand has the first predetermined value.
- 35. As is described in more detail in paragraphs 36-39 of this declaration, the Terpsichore manual, on at least pages 24-26 and 150-157, describes all of the limitations of claim 19, in addition to claim 24, with respect to several variations of Store and Store Immediate instructions, including Store Multiplex and Store Multiplex Immediate forms. The initial Van

Dyke declaration, in paragraphs 22-28, discusses selected portions of those pages. Similarly, at least the Zeus manual pages 19-21, 123-125, and 128-130 describe all elements of claims 19 and 24

- 36. The element of (claim 19) to decode and execute instructions received from the instruction path, the execution unit capable of performing a bitwise insert operation that operates on a first and a second operand stored in at least one register in the register list is described by the Terpsichore manual, as annotated and discussed in paragraphs 22-28 of the initial Van Dyke declaration. Each of the Store Multiplex Immediate instructions is a single instruction, as evidenced at least by the dedicated operation codes "S.MUX.64.B.A.I" an "S.MUX.64.L.A.I". Each of the Store Multiplex Immediate instructions is for performing a bitwise insert operation, since the combination of bit-wise logical-AND and bit-wise logical OR described for computing the store value results in insertion of a bit in place of another bit, e.g. "insertion" (see paragraph 27 of the initial Van Dyke declaration). The claimed at least one register corresponds to the register pair identified by the 'rb' operand (see paragraph 26 of the initial Van Dyke declaration). The claimed first and second operands correspond respectively to the odd- and even-numbered registers of the register pair.
- 37. The element (of claim 19) wherein each bit in the second operand is individually selectable as either having a first predetermined value or a second predetermined value, wherein for each bit in the first operand, the bitwise insert operation inserts the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value is described by the Terpsichore manual, as annotated and discussed in paragraphs 22-28 of the initial Van Dyke declaration. As discussed in paragraph 27 of the initial Van Dyke declaration, a store value is determined by bit-wise multiplexing (e.g. "inserting") between a first data input and a second data input, based on a control input. The second data input is from memory. The first data input is the upper 64 bits of a value identified in the Terpsichore manual as 'm', and the control input is the lower 64 bits of 'm' as discussed in paragraph 26 of the initial Van Dyke declaration, the upper 64 bits of 'm' as obtained from the odd-numbered register identified by 'rb', corresponding to the claimed first operand. Further the lower 64 bits of 'm' are obtained from the even-numbered register identified by 'rb', corresponding to the claimed first operand.
- 38. Therefore, according to the discussion in paragraphs 36-37 of this declaration, the element (of claim 24) wherein each of the first and second operands has a width of 64 bits the first operand corresponds to the upper 64 bits of 'm' that are obtained from the odd-numbered register identified by 'rb'. The second operand corresponds to the lower 64 bits of 'm' that are obtained from the even-numbered register identified by 'rb'. Thus both the first and the second operands are described as having a width of 64 bits.
- 39. Thus every element of claim 24 is described at least by the Terpsichore manual on pages 24-26 and 150-157. In addition, every element of claim 24 is also described at least by the Zeus manual on pages 19-21, 123-125, and 128-130.
- 40. Claim 31 is dependent upon claim 26, and context associated with the element (of claim 31) the first and second operands is from claim 26, reproduced below (as amended):

{claim 26} A device having installed therein a programmable processor, the programmable processor comprising:

a virtual memory addressing unit;

an instruction path and a data path;

an external interface operable to receive data from an external source and communicate the received data over the data path;

a cache operable to retain data communicated between the external interface and the data path:

a register file comprising a plurality of registers coupled to the data path; and an execution unit, coupled to the instruction and data paths, that is operable to decode and execute instructions received from the instruction path, the execution unit capable of performing a bitwise insert operation that operates on a first and a second operand stored in at least one register in the register file, wherein each bit in the second operand is individually selectable as either having a first predetermined value or a second predetermined value, wherein for each bit in the first operand, the bitwise insert operation inserts the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value.

41. Claim 26 (a device claim) is substantially similar to claim 19 (a programmable processor claim), and as previously discussed, claim 31 is substantially similar to claim 24. Therefore paragraphs 33-39 in this declaration concerning claim 24 and parent claim 19 are also applicable to claim 31 and parent claim 26. Thus every element of claim 31 is described at least by the Terpsichore manual on pages 24-26 and 150-157. In addition, every element of claim 31 is also described at least by the Zeus manual on pages 19-21, 123-125, and 128-130.

Claims 25 and 32

- 42. The Terpsichore manual describes all of the aforementioned elements of claim 25 (and the substantially similar aforementioned elements of claim 32), on at least pages 19-21, 24-25, 29, 47-48, and 129-131, describing Group Floating-point instructions such as various forms of Group Floating-point Add, Divide, and Multiply instructions. Paragraphs 43-50 of this declaration discuss selected portions of those pages. Paragraphs 51-52 of this declaration describe how the elements of claim 26 (and the substantially similar aforementioned elements of claim 32) are described by those pages. The Zeus manual describes all of the elements of claim 25 (and the substantially similar aforementioned elements of claim 32), on at least pages 14-16, 19-20, 23-24, 55, and 258-260.
- 43. As discussed in more detail in paragraph 21 of this declaration, the '840 and the '599 patents describe various floating-point data sizes.
- 44. As discussed in more detail in paragraph 22 of this declaration, the '840 and the '599 patents describe various floating-point hardware capabilities.

45. The Terpsichore manual describes several types and variations of Group Floating-point instructions, such as Group Floating-point Add (e.g. GF.ADD.64), Divide (e.g. GF.DIV.32), and Multiply (e.g. GF.MUL.16) instructions, as described on pages 129-131, and reproduced below (excerpted and annotations added). Similarly, the Zeus manual, for example on pages 258-260, provides similar information.

Group Fioating-point

These operations take two values from registers, perform floating-point arithmetic on groups of bits in the operands, and place the concatenated results in a register.

→ GF.ADD.64 GF.ADD.64 .C GF.ADD.64 .F	Group floating-point add double Group floating-point add double ceiling Group floating-point add double floor
	Group floating-point add double floor
GE ADD 64 E	
GF.ADD.64 .N	Group floating-point add double nearest
GF.ADD.64 .T	Group floating-point add double truncate
GF.ADD.64 .X	Group floating-point add double exact
GF.DIV.16	Group floating-point divide half
GF.DIV.16.C	Group floating-point divide half ceiling
GF.DIV.16.F	Group floating-point divide half floor
GF.DIV.16.N	Group floating-point divide half nearest
GF.DIV.16.T	Group floating-point divide half truncate
GF.DIV.16.X	Group floating-point divide half exact
GF.DIV.32	Group floating-point divide single
GF.DIV.32.C	Group floating-point divide single ceiling
GF.DIV.32.F	Group floating-point divide single floor
GF.DIV.32.N	Group floating-point divide single nearest
GF.DIV.32.T	Group floating-point divide single truncate
GF.DIV.32.X	Group floating-point divide single exact
GF.DIV.64	Group floating-point divide double
GF.DIV.64.C	Group floating-point divide double ceiling
GF.DIV.64.F	Group floating-point divide double floor
GF.DIV.64.N	Group floating-point divide double nearest
GF.DIV.64.T	Group floating-point divide double truncate
GF.DIV.64.X	Group floating-point divide double exact
GF.MUL.16	Group floating-point multiply half
GF.MUL.16.C	Group floating-point multiply half ceiling
GF.MUL.16.F	Group floating-point multiply half floor

46. As discussed in paragraph 24 of this declaration, the '840 and the '599 patents describe an instruction format for the Group Floating-point instructions (including Add, Divide, and Multiply forms).

- 47. As discussed in paragraph 25 of this declaration, the '840 and the '599 patents describe registers referenced as operands of some instructions (such as Group Floating-point Add. Divide, and Multioly instructions).
- 48. As discussed in paragraph 26 of this declaration, the '840 patent and the '599 patent describe definitions of various Group Floating-point instructions, including several Multiply forms. In addition, Add and Divide forms of Group Floating-point instructions are described by the '840 patent and the '599 patent, as evidenced by the following excerpt from page 131 of the Terosichore manual:

```
case op of GF.ADD: ci \leftarrow ai+bi GF.MUL: ci \leftarrow ai^*bi GF.DIV.: ci \leftarrow ai/bi endcase
```

Similarly, the Zeus manual, for example on page 260, provides similar information.

- 49. The discussion of Multiply forms of Group Floating-point instructions in subparagraphs 26(a)-26(d) of this declaration is generally applicable to Add and Divide forms, as well. Rather than multiplying the partitioned floating-point values (as discussed in subparagraph 26(c)iv of this declaration), the floating-point values are added (Add form) or divided (Divide form).
- 50. Thus the Group Floating-point instructions of Add, Divide, and Multiply forms are described in the Terpsichore manual (and also the Zeus manual) as interpreting contents of two source registers as respective pluralities of floating-point operands that are added, divided, or multiplied together, respectively, producing a plurality of floating-point results that are concatenated together and stored in a register specified by a third operand.
- 51. The element (of claim 25) wherein the execution unit is further capable of executing a plurality of different group floating-point arithmetic operations that arithmetically operate on multiple floating-point operands stored in partitioned fields of registers in the register file to produce a catenated result that is returned to a register in the register file, wherein the catenated result comprises a plurality of individual floating-point results is described by the Terpsichore manual, for example as annotated and discussed in paragraphs 43-50 of this declaration. The Add, Divide, and Multiply forms of Group Floating-point instructions are exemplary instructions that embody arithmetic operations that operate on multiple floating-point operands, for example as specified by the 'ra', and 'rb' operands. Results of the arithmetic operations are returned, for example, to result registers specified by the 'rc' operand. As discussed in paragraph 22 of this declaration, an execution unit is clearly disclosed that is operable as claimed in claim 25.
- 52. Thus every element of claim 25 and substantially similar claim 32 (as amended) are described at least by the Terpsichore manual on pages 19-21, 24-25, 29, 47-48, and 129-131.

In addition, every element of claim 25 and substantially similar claim 32 are also described at least by the Zeus manual on pages 14-16 (describing floating-point data formats), pages 19-20 (describing general registers), pages 23-24 and 55 (describing floating-point arithmetic hardware), and pages 258-260 (a definition for Ensemble Floating-point instructions, including Add, Divide, and Multiply forms).

Summary and Closing:

- 53. The '840 patent, including the Terpsichore manual, provides sufficient information in sufficient detail describing the claimed invention (as amended) of the 10/757,516 patent application, that one of ordinary skill in the art would reasonably conclude that the inventors had possession of the claimed invention at the time of filing the '840 patent. Further, the '840 patent, including the Terpsichore manual, provides sufficient information regarding the subject matter of the claimed invention (as amended) of the 10/757,516 patent application to enable one of ordinary skill in the pertinent art to make and use the claimed invention without undue experimentation. In addition, the '599 patent, including the Zeus manual, provides sufficient information in sufficient detail describing the claimed invention as mended) of the 10/757,516 patent application, that one of ordinary skill in the art would reasonably conclude that the inventors had possession of the claimed invention at the time of filing the '599 patent, including the Zeus manual, provides sufficient information regarding the subject matter of the claimed invention (as amended) of the 10/757,516 patent application to enable one of ordinary skill in the pertinent art to make and use the claimed invention without undue experimentation.
- 54. Therefore, I believe that each of the '840 patent, including the Terpsichore manual, and the '599 patent, including the Zeus manual, provide adequate written description and enablement as required by 35 USC § 112 for the limitations of claims 9, 18, 24, 25, 31, and 32 (as amended) of the 10/757,516 patent application, as discussed in paragraph 3 of this declaration.
- 55. I have had no communication with any of the inventors of the 10/757,516 patent application (Craig Hansen and John Moussouris) relating to any material in this declaration.
- 56. I have been hired as a consultant in connection with procedures before the United States Patent and Trademark Office (USPTO) regarding patents and patent applications assigned to Microunity Systems Engineering, Inc., including the media processor patent application. I am being compensated for my services at the rate of \$325/hour. Other than acting as a consultant in connection with procedures before the USPTO, I have no interest or connection with Microunity Systems Engineering, Inc.
- 57. During my evaluation of the media processor patent application, I have been impressed by the thoroughness and overall high-quality of the Terpsichore and Zeus manuals. The manuals provide clear and unambiguous descriptions of media processing systems and are thorough and well-written. The manuals provide comprehensive descriptions of instructions in complete architectural detail. The information in the manuals would have been readily understood and easily accessible to software engineers coding the media processing systems, and hardware engineers implementing microprocessors for use in the media processing systems, and

that is exactly what architecture reference manuals should be. This is not surprising, since the '840 patent and the '599 patent each include an architecture manual that is intended to enable hardware engineers to do exactly that – design, build, and implement a media processor that would include circuitry for the claim limitations set forth in paragraph 3 of this declaration, as described in the Terpsichore and the Zeus architecture manuals.

58. I hereby declare that all statements made herein are of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing therefrom.

Date: 4/24/207


orbin Van Dyke:

Address: 3343 Little Valley Pd

Wed, Aug 2, 1995


Octlet

An octlet is the catenation of 64 bits, and is the concatenation of eight bytes:



Hexlet

A hexlet is the catenation of 128 bits, and is the concatenation of sixteen bytes:



Address

Terpsichore addresses are octlet quantities.

Floating-point Data

Terpsichore's floating-point formats are designed to satisfy ANSL/IEFE standard 754-1987. Binary Floating-point Arithmetic. Standard 754 leaves certain aspects to the discretion of the implementor:

Terpsichare adds additional half-precision and quad-precision formats to standard 754's single-precision and double-precision formats. Terpsichore's double-precision satisfies standard 754's precision requirements for a single-extended format, and Terpsichore's quad-precision satisfies standard 754's precision requirements for a double-extended format.

Quiet NaN values are denoted by any sign bit value, an exponent field of all one bits, and a non-zero significand with the most significant bit cleared. Quiet NaN

- 19 - microunity

I M T


Wed, Aug 2, 1995

values generated by default exception handling of standard operations have a zero sign bit, an exponent field of all one bits, and a significant bit exponent field with the most significant bit cleared, the next-most significant bit set, and all other bits cleared.

Signaling NaN values are denoted by any sign bit value, an exponent field of all one bits, and a non-zero significand with the most significant bit set.

Half-precision Floating-point

Terpsichore half precision uses a format similar to standard 754's requirements, reduced to a 16-bit overall format. The format contains sufficient precision and exponent range to hold a 12-bit signed integer.



Single-precision Floating-point

Terpsichore single precision satisfies standard 754's requirements for "single."



Double-precision Floating-point

Terpsichore double precision satisfies standard 754's requirements for "double."




- 20 -



Terpsichore System Architecture Wed, Aug 2, 1995 Quad-precision Floating-point Terpsichore quad precision satisfies standard 754's requirements for "double extended," but has additional significand precision to use 128 bits. significand111..96 sign exponent significand95..64 significand63..32 significand31..0 microunity - 21 -

Wed, Aug 2, 1995

The gateway contains two data items within its structure, a code address and a data address:




User state

The user state consists of hardware data structures that are accessible to all conventional compiled code. The Terpisichore user state is designed to be as regular as possible, and coasists only of the general registers, the program counter, and virtual memory. There are no specialized registers for condition codes, operating modes, rounding modes, integer multiply/divide, or floating-point values.

General Registers

Terpsichore user state includes 64 general registers. All are identical; there is no dedicated zero valued register, and there are no dedicated floating-point registers.



Definition

```
def val ← RegRead(m. size)
cass size of
64:
val ← REG(m)
128: If mg then
endi raise Reservedinstruction
endi val ← REG(m+1) If REG(m)
enddef
```

- 24 - microunity

1 12

Wed, Aug 2, 1995

```
def RegWrite(m, size, val)
case size of

### REG[m] ← valsg.0

128:
if mg then
raise ReservedInstruction
#### REG[m+1] ← valsg.0

endcase
enddef
```

Program Counter

The program counter contains the address of the currently executing instruction. This register is implicitly manipulated by branch instructions, and read by branch instructions that save a return address in a general register.




Privilege Level

The privilege level register contains the privilege level of the currently executing instruction. This register is implicitly manipulated by branch gateway and branch down instructions, and read by branch gateway instructions that save a return address in a general register.



Program Counter and Privilege Level

The program counter and privilege level may be packed into a single octlet. This combined data structure is saved by the Branch Gateway instruction and restored by the Branch Down instruction.



System state

The system state consists of the facilities not normally used by conventional compiled code. These facilities provide mechanisms to execute such code in a fully virtual environment. All system state is memory mapped, so that it can be manipulated by compiled code.

- 25 - microunity

33 / 3

Wed, Aug 2, 1995

Fixed-point

Terpsichore provides load and store instructions to move data between memory and the registers, branch instructions to compare the contents of registers and to transfer control from one code address to another, and arithmetic operations to perform computation on the contents of registers, returning the result to registers.

Load and Store

The load and store instructions move data between memory and the registers. When loading data from memory into a register, values are zero-extended or sign-extended to fill the register. When storing data from a register into memory, values are truncated on the left to fit the specified memory region.

Load and store instructions that specify a memory region of more than one byte may use either little-endian or big-endian byte ordering: the size and ordering reezplicitly specified in the instruction. Regions larger than one byte may be either aligned to addresses that are an even multiple of the size of the region, or our specified alignment: alignment checking is also explicitly specified in the instruction.

The load and store instructions are used for fixed-point data as well as floatingpoint and digital signal processing data; Terpsichore has a single bank of registers for all data types.

Swap instructions provide multithread and multiprocessor synchronization, using indivisible operations: add-and-swap, compare-and-swap, and multiplex-and-swap. A store-multiplex operation provides the ability to indivisably write to a portion of an octlet. These instructions always operate on aligned octlet data, using either little-endian or big-endian byte ordering.

Branch Conditionally

The fixed-point compare-and-branch instructions provide all arithmetic rests for equality and inequality of signed and unsigned fixed-point values. Tests are performed either between two operands contained in general registers, or on the bitwise and of two operands. Depending on the result of the compare, either a branch is taken, or not taken. A taken branch causes an immediate transfer of the program counter to the target of the branch, specified by a 12-bit signed offset from the location of the branch instruction. A non-taken branch causes no transfer; execution continues with the following instruction.

Branch Unconditionally

Other branch instructions provide for unconditional transfer of control to addresses too distant to be reached by a 12-bit offset, and to transfer to a target while placing the location following the branch into a register. The branch through gateway instruction provides a secure means to access code at a higher privilege level, in a form similar to a normal procedure day.

- 2ú -

microunity

I 14

Wed, Aug 2, 1995

Arithmetic Operations

The operations supported in hardware are floating-point add, subtract, multiply, divide, and square root. Other operations required by the ANSI/IEEE floating-point standard are provided by software libraries.

The operations explicitly specify the precision of the operation, and round the result to the specified precision at the conclusion of each operation.

A single instruction provides a floating-point multiply with the result fed into a floating-point add. The result is computed as if the multiply is performed to infante precision, added as if in infinite precision, then counded. This operation is a particularly good match to the needs of vector linear algebra routines.

Rounding

Rounding is specified within the instructions explicitly, to avoid maintaining explicit state for a rounding mode.

Exceptions

All the mandated floating-point exception conditions cause a trap when they occur; maintenance of sticky and other status bits may be performed using software routines. Because the floating-point inexact exception may be very frequent, this exception only occurs when specified in the instruction explicitly. Arithmetic operations may also specify that all exceptions are to be handled by default, generating special results instead of traps.

Digital Signal Processing

The Terpsichore processor provides a set of operations that maintain the fullest possible use of 64- and 128-bit data paths when operating on lower-precision ixed-point or floating-point vector values. These operations are useful for several application areas, including digital signal processing, image processing, and synthetic graphics. The basic goal of these operations is to accelerate the performance of algorithms that exhibit the following characteristics:

Low-precision arithmetic

The operands and intermediate results are fixed-point values represented in no greater than 64 bit precision. For floating-point arithmetic, operands and intermediate results are of 16, 32, or 64 bit precision.

The use of fixed-point arithmetic permits various forms of operation reordering that are not permitted in floating-point arithmetic. Specifically, commutativity and associativity, and distribution identities can be used to reorder operations. Compilers can evaluate operations to determine what intermediate precision is required to get the specified arithmetic result.

- 29 -



Wed, Aug 2, 1995

branch predicts that a future execution of the same branch will be taken. More elaborate prediction may cache the source and target addresses of multiple branches, both conditional and unconditional, and both forward and reverse.

The hardware prediction mechanism is tuned for optimizing conditional branches that close loops or express frequent alternatives, and will generally require substantially more cycles when executing conditional branches whose outcome its not predominately taken or not-zaken. For such esses of unpredictable conditional results, the use of code which avoids conditional branches in favor of the use of set on compare and multiplex instructions may result in greater performance.

Where the above technique may not be applicable, a Euterpe pipeline may ensure that conditional branches which have a small positive offset be handled as if the branch is always predicted to be not taken, with the recovery of a misprediction causing cancellation of the instructions which have already been issued but not completed which would be skipped over by the taken conditional branch. This "conditional-skip" optimization is performed by the Euterpe implementation and requires no specific architectural feature to access or implement.

A Euterpe pipeline may also perform "branch-return" optimization, in which a branch-and-link instruction saves a branch target address which is used to predict the target of the next branch-register instruction. This optimization may be implemented with a depth of one (only one return address kept), or as a stack of finite depth, where a branch and link pushes onto the stack, and a branch-register pops from the stack. This optimization can eliminate the misprediction cost of simple procedure calls, as the calling branch is susceptible to hardware prediction, and the returning branch is predictable by the branch-return optimization. Like the conditional-skip optimization described above, this feature is performed by the Euterpe implementation and requires no specific architectural feature to access or implement.

Additional Load and Execute Resources

Sudies of the dynamic distribution of Euterpe instructions on various benchmark suites indicate that the most frequently-issued instruction classes are load instructions and execute instructions. In a high-performance Euterpe implementation, it is advantageous to consider execution pipelines in which the ability to target the machine resources toward issuing load and execute instructions is increased.

One of the means to increase the ability to issue execute-class instructions in to provide the means to since two execute instructions in a single-issue string. The execution unit actually requires several distinct resources, so by partitioning these resources, the issue capability can be increased without increasing the number of functional units, other than the increased register file read and write posts. The partitioning favored for the initial implementation places all instructions that involve shifting and shuffling in one execution unit, and all instructions that involve multiplication, including fixed-point and floating-point multiply and add in another unit. Resources used for implementing add, subtract, and bitvise logical operations may be duplicated, being modest in size compared to the shift and

- 47 -

Supplementary Declaration of Korbin S Van Dyke -- Exhibit A

Terpsichore System Architecture

Wed, Aug 2, 1995

multiply units, or shared between the two units, as the operations have lowenough latency that two operations might be pipelined within a single issue CP. These instructions must generally be independent, except perhaps that two simple add, subtract, or bitwise logical may be performed dependently, for resources for executing simple instructions are shared between the execution units.

One of the means to increase the ability to issue load-class instructions in to provide the means to issue two load instructions in a single-issue string. This would generally increase the resources required of the data fetch unit and the data cache, but a compensating solution is to steal the resources for the store instruction to execute the second load instruction. Thus, a single-issue string can then contain either two load instructions, or one load instruction and one store instruction, which uses the same register read ports and address computation resources as the basis 5-instruction string. This capability also may be employed to provide support for unaligned load and store instructions, where a single-issue string may contain as an afternative a single unaligned load or store instruction which uses the resources of the two load-class units in concert to accomplish the unaligned memory operation.

Result Forwarding

When temporally adjacent instructions are executed by seperate resources, the results of the first instruction must generally be forwarded directly to the resource used to execute the second instruction, where the result replaces a value which may have been fetched from a register file. Such forwarding paths use significant resources. A Terpsichore implementation must generally provide forwarding resources so that dependencies from earlier instructions within a string are immediately forwarded to later instructions, except between a first and second execution instruction as described above. In addition, when forwarding results from the execution units back to the data fetch unit, additional delay may be incurred.

- 48 -

microunity

卫冈日

Wed, Aug 2, 1995

Group Fioating-point

These operations take two values from registers, perform floating-point arithmetic on groups of bits in the operands, and place the concatenated results in a register.

Operation codes

Operation codes	
GF.ADD.13	Group floating-point add half
GF.ADD.16.C	Group floating-point add half ceiling
GF.ADD.16.F	Group floating-point add haif floor
GF.ADD.16.N	Group floating-point add half nearest
GF.ADD.16.T	Group floating-point add half truncate
GF.ADD.16.X	Group floating-point add half exact
GF.ADD.32	Group floating-point add single
GF.ADD.32.C	Group floating-point add single ceiling
GF.ADD.32.F	Group floating-point add single floor
GF.ADD.32.N	Group floating-point add single nearest
GF.ADD.32.T	Group floating-point add single truncate
GF.ADD.32.X	Group floating-point add single exact
GF.ADD.64	Group floating-point add double
GF.ADD.64 .C	Group floating-point add double ceiling
GF.ADD.64 .F	Group floating-point add double floor
GF.ADD.64 .N	Group floating-point add double nearest
GF.ADD.64 .T	Group floating-point add double truncate
GF.ADD.64 .X	Group floating-point add double exact
GF.DIV.16	Group floating-point divide half
GF.DIV.16.C	Group floating-point divide half ceiling
GF.DIV.16.F	Group floating-point divide half floor
GF.DIV.16.N	Group floating-point divide half nearest
GF.DIV.16.T	Group floating-point divide half truncate
GF.DIV.16.X	Group floating-point divide half exact
GF.DIV.32	Group floating-point divide single
GF.DIV.32.C	Group floating-point divide single ceiling
GF.DIV.32.F	Group floating-point divide single floor
GF.DIV.32.N	Group floating-point divide single nearest
GF.DIV.32.T	Group floating-point divide single truncate
GF.DIV.32.X	Group floating-point divide single exact
GF.DIV.64	Group floating-point divide double
GF.DIV.64.C	Group floating-point divide double ceiling
GF.DIV.64.F	Group floating-point divide double floor
GF.DIV.64.N	Group floating-point divide double nearest
GF.DIV.64.T	Group floating-point divide double truncate
GF.DIV.64.X	Group floating-point divide double exact
GF.MUL.16	Group floating-point multiply half
GF.MUL.16.C	Group floating-point multiply half ceiling
GF.MUL.16.F	Group floating-point multiply half floor

- 129 -

Wed, Aug 2, 1995

GF.MUL. 16.N	Group floating-point multiply half nearest
GF.MUL.16.T	Group floating-point multiply half truncate
GF.MUL.16.X	Group floating-point multiply half exact
GF.MUL.32	Group floating-point multiply single
GF.MUL.32.C	Group floating-point multiply single celling
GF.MUL.32.F	Group floating-point multiply single floor
GF.MUL.32.N	Group floating-point multiply single nearest
GF.MUL.32.T	Group floating-point multiply single truncate
GF.MUL.32.X	Group floating-point multiply single exact
GF.MUL.64	Group floating-point multiply double
GF.MUL.64.C	Group floating-point multiply double ceiling
GF.MUL.64.F	Group floating-point multiply double floor
GF.MUL.64.N	Group floating-point multiply double nearest
GF.MUL.64.T	Group floating-point multiply double truncate
GF.MUL.64.X	Group floating-point multiply double exact

1	op	prec	round/trap
add	ADD		NONE C F N T X
	DIV		NONE C F N T X
multiply	MUL	16 32 64 128	NONE CFNTX

Format

GF.op.prec.round

31	24 23	18	17	12 11	6 5	0
GF.	prec	ra	rb	rc	op.t	round
		-	-			~

rc=ra.rb

Description

The contents of registers ra and rb are combined using the specified floating-point operation. The result is placed in register to. The operation is rounded using the specified rounding opion or using round-to-nearest if not specified. If a rounding opion is specified, the operation raises a floating-point exception if a floating-point invalid operation, divide by zero, overflow, or underflow occurs, or when specified, if the result is in texact. If a rounding opion is not specified, floating-point exceptions are not raised, and are handled according to the default rules of IEEE 750 periods.

Definition

def GroupFloatingPoint(op.prec.round.ra.rb.rc) as a ← RegRead(ra. 128) b ← RegRead(rb. 128) for i ← 0 to 128-prec by prec a ← F(pret.al-prec.1.i) bi ← F(prec.1i-prec.1.j) if roundan/ONE then

- 130 -

```
Wed, Aug 2, 1995
        Terpsichore System Architecture
                       if isSignallingNaN(ai) I isSignallingNaN(bi)
raise FloatingPointException
endif
                        case op of
                             F.DIV:
                                  if bi=0 then
raise FloatingPointArithmetic
                  othe
endcase
endif
                             others:
                  case op of
GF.ADD:
                        ci ← ai+bi
GF.MUL:
                        ci ← ai*bi
GF.DIV.:
                             ci ← ai/bi
                   endcase
                  case op of
GF,ADD, GF,MUL, GF,DIV:
                             ci+prec-1..i ← PackF(prec, ci)
                   endcase
              endfor
              endcase
              case round of
                  X:
N:
                   T:
                  C:
NONE:
              endcase
              if rco then
                  raise ReservedInstruction
              RegWrite(rc, 128, c)
              endcase
         enddef
         Exceptions
         Reserved instruction
         Floating-point arithmetic
                                                    - 131 -
                                                                                       microunity
```

Wed, Aug 2, 1995

Store

These operations add the contents of two registers to produce a virtual address, and store the contents of a register into memory.

Operation codes

S.846	Store byte
S.16.B	Store double big-endian
S.16.B.A	Store double big-endian aligned
S.16 L	Store double little-endian
S.16.L.A	Store double little-endian aligned
S.32.B	Store quadlet big-endian
S.32.B.A	Store quadlet big-endian aligned
S.32.L	Store quadlet little-endian
\$.32.L.A •	Store quadlet little-endian aligned
S.64.B	Store octlet big-endian
S.64.B.A	Store octlet big-endian aligned
S.64.L	Store octlet little-endian
S.64.L.A	Store octlet little-endian aligned
S.128.B	Store hexlet big-endian
S.128.B.A	Store hexlet big-endian aligned
S.128.L	Store hexlet little-endian
S.128.L.A	Store hexlet little-endian aligned
S.AAS.64.B.A	Store add-and-swap octlet big-endian aligned
S.AAS.64.L.A	Store add-and-swap octlet little-endian aligned
S.CAS.64.B.A	Store compare-and-swap octlet big-endian aligned
S.CAS.64.L.A	Store compare-and-swap octlet little-endian aligned
S.MAS.64.B.A	Store multiplex-and-swap octlet big-endian aligned
S.MAS.64.L.A	Store multiplex-and-swap octlet little-endian aligned
S.MUX.64.B.A	Store multiplex octlet big-endian aligned
S.MUX.64.L.A	Store multiplex octlet little-endian aligned

size		ordering		alignment			
8							
16	32	64	128		L,	В	
16	32	64	128		L	В	A

⁴⁶S.8 need not specify byte ordering, nor need it specify alignment checking, as it stores a single byte.


- 150 -



Wed, Aug 2, 1995

Format

op ra,rb,rc



Description

A virtual address is computed from the sum of the contents of register ra and register rb. The contents of register rc, treated as the size specified, is stored in memory using the specified byte order.

If alignment is specified, the computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

Definition

```
del Store(op.ra.rb.rc) as
     case op of
S8.
           $16L, $16LA, $16B, $16BA,
$32L, $32LA, $32B, $32BA,
$64L, $64LA, $64B, $64BA.
            S128L, S128LA, S128B, S128BA
                 function ← NONE
            SAAS64BA, SAAS64LA:
                 function ← AAS
            SCAS64BA, SCAS64LA
                  function ← CAS
            SMAS64BA, SMAS64LA:
                 function ← MAS
            SMUX64BA, SMUX64LA:
                 function ← MUX
     endcase
     case op of
                  size \leftarrow 8
            S16L, S16LA, S16B, S16BA:
           size ← 16

S32L, S32LA, S32B, S32BA:

size ← 32

S64L, S64LA, S64B, S64BA,

SAAS64BA, SAAS64LA:
           size ← 64
SCAS64BA, SCAS64LA, SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
                 size ← 64
            S128L, S128LA, S128B, S128BA
                 size ← 128
     endcase
     case op of
S8.
           S16L S16LA, S16B, S16BA,
S32L, S32LA, S32B, S32BA,
```

- 151 -

microunity

10 1 =

```
Terpsichore System Architecture
                                                                                                                                                                                                                         Wed, Aug 2, 1995
                             S64L, S64LA, S64B, S64BA,
SAAS64BA, SAAS64LA:
                                            rsize - 64
                               SCASSABA, SCASSALA SMASSABA, SMASSALA, SMUXSABA, SMUXSALA:
                                             rsize ← 128
                             $128L, $128LA, $128B, $128BA:
                                             rsize ← 128
              endcase
              case op of
                             Sg.
                             align ← undefined
$16L, $32L, $64L, $128L,
$16B, $32B, $64B, $128B:
                             3161 - 16189

3161 - 16189

3161 - 3211 - 5641 - 51281 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 5168 - 
                                             align ← true
               endcase
               case op of
                             SB:
                             order ← undefined
S1BL, S32L, S64L, S12BL,
S16LA, S32LA, S64LA, S12BLA,
SAAS64LA, SÇAS64LA, SMAS64LA, SMUX64LAI:
                               order ← L
S16B, S32B, S64B, S128B,
                               S16BA, S32BA, S64BA, S128BA,
SAASB4BA, SCAS64BA, SMAS64BA, SMUX64BAI:
                                             order ← B
               endcase
              a ← RegRead(ra, 64)
b ← RegRead(rb, 64)
VirtAddr ← a + b
               if align then
                               if (VirtAddr and ((size/8)-1)) # 0 then
                                             raise AccessDisallowedByVirtualAddress
                               endif
               endif
               m ← RegRead(rc, rsize)
              case function of 
NONE:
                                              StoreMemory(VirtAddr,size,order,msize-1.0)
                               AAS:
                                             c ← LoadMemory(VirtAddr,size,order)
StoreMemory(VirtAddr,size,order,m<sub>63..0+c</sub>)
                                             RegWrite(rc, 64, c)
                               CAS:
                                              c ← LoadMemory(VirtAddr,size,order)
                                              if (c = m63..0) then
                                                             StoreMemory(VirtAddr,size,order,in<sub>127,64</sub>)
                                             RegWrite(rc. 64, c)
                               MAS:
                                             c ← LoadMemory(VirtAddr,size,order)
                                             n ← (m<sub>127.64</sub> & m<sub>63.0</sub>) l (c & ~m<sub>63.0</sub>)
                                              StoreMemory(VirtAddr.size.order.n)
                                                                                                                                                                                                                                         microunity
                                                                                                                                 - 152 -
```

15/20

Wed, Aug 2, 1995

RegWrite(rc. 64, c)

MUX: c ← LoadMemory(VirtAddr,size,order) n ← (m_{127,64} & m_{63,0}) I (c & ~m_{63,0}) StoreMemory(VirtAddr,size,order,n)

endcase enddef

Exceptions

清清不過所接聽經者原原縣養母

Reserved instruction Reserved instruction
Access disallowed by virtual address
Access disallowed by tag
Access disallowed by global TLB
Access disallowed by local TLB
Access detail required by rag
Access detail required by local TLB
Access detail required by global TLB
Access detail required by global TLB
Coche access detail required by global TLB Cache coherence intervention required by tag Cache coherence intervention required by local TLB Cache coherence intervention required by global TLB Local TLB miss Global TLB miss

- 153 -

Terpsichore System Architecture

Wed, Aug 2, 1995

Store Immediate

These operations add the contents of a register to a sign-extended immediate value to produce a virtual address, and store the contents of a registerinto memory.

Operation codes

S.8.147	Store byte immediate
S.16.B.A.1	Store double big-endian aligned immediate
S.16.B.1	Store double big-endian immediate
S.16.L.A.I	Store double little-endian aligned immediate
S.16.L.I	Store double little-endian immediate
S.32.B.A.I	Store quadlet big-endian aligned immediate
S.32.B.I	Store quadlet big-endian immediate
S.32.L.A.I •	Store quadlet little-endian aligned immediate
S.32.L.1	Store quadlet little-endian immediate
S.64.B.A.1	Store octlet big-endian aligned immediate
S.64.B.I	Store octlet big-endian immediate
S.64.L.A.I	Store octlet little-endian aligned immediate
S.64.L.I	Store octlet little-endian immediate
S.128.B.A.I	Store hexlet big-endian aligned immediate
S.128.B.I	Store hexlet big-endian immediate
S.128.L.A.I	Store hexlet little-endian aligned immediate
S.128.L.I	Store hexlet little-endian immediate
S.AAS.64.B.A.I	Store add-and-swap octlet big-endian aligned immediate
S.AAS.64.L.A.1	Store add-and-swap ocilet little-endian aligned immediate
S.CAS.64.B.A.I	Store compare-and-swap octlet big-endian aligned immediate
S.CAS.64.L.A.I	Store compare-and-swap octle: little-endian aligned immediate
S.MAS.64.B.A.I	Store multiplex-and-swap octlet big-endian aligned immediate
S.MAS.64.L.A.1	Store multiplex-and-swap octlet little-endian aligned immediate
S.MUX.64.B.A.I	Store multiplex octlet big-endian aligned immediate
S.MUX.64.L.A.I	Store multiplex octlet little-endian aligned immediate

size				orde	ring	aliç	nment
8							
16	32	64	128	 L	В		
16	32	64	128	L	В	Α	

 $^{^{47}\}mathrm{S.8.1}$ need not specify byte ordering, nor need it specify alignment checking, as it stores \bar{a} single byte.

- 154 -

microunity




Terpsichore System Architecture

Wed, Aug 2, 1995

Format

S.size.order.align.l ra,rb,offset



Description

A virtual address is computed from the sum of the contents of register ra and the sign-extended vale of the offset field. The contents of register rb, treated as the size specified, is stored in memory using the specified byte order.

If alignment is specified, the computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

Definition

```
del Storelmmediate(op,ra,rb,offset) as
     case op of
          $16L1, $16LAI, $16BI, $16BAI,
$32LI, $32LAI, $32BI, $32BAI,
$64LI, $64LAI, $64BI, $64BAI,
          $128LI, $128LAI, $128BI, $128BAI:
                function ← NONE
           SAAS64BAI, SAAS64LAI:
                function ← AAS
           SCAS64BAI, SCAS64LAI:
          function ← CAS
SMAS64BAI, SMAS64LAI
                lunction ← MAS
          SMUX64BAI, SMUX64LAI.
               lunction ← MUX
     endcase
     case op of
          S81:
                size ← 8
          S16LI, S16LAI, S16BI, S16BAI:
                size ← 16
           S32LI, S32LAI, S32BI, S32BAI:
           size ← 32
S64LI, S64LAI, S64BI, S64BAI, SAAS64BAI, SAAS64LAI.
           SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
                size ← 64
           S128LI, S128LAI, S128BI, S128BAI:
                size ← 128
     endcase
     case op of
          S8I,
S16LI, S16LAI, S16BI, S16BAI
          $32LI, $32LAI, $32BI, $32BAI,
$64LI, $64LAI, $64BI, $64BAI,
           SAAS64BAI, SAAS64LAI:
```

- 155 -

microunity

```
Wed, Aug 2, 1995
Terpsichore System Architecture
                  rsize ← 64
            SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI
                  rsize ← 128
            S128LI, S128LAI, S128BI, S128BAI:
                  rsize ← 128
      endcase
      case op of
            SBI:
            align ← undefined
S16LI, S32LI, S64LI, S128LI,
S16BI, S32BI, S64BI, S128BI:
            31891, 33291, 31291,
align ← false
518LAI, S32LAI, S64LAI, S128LAI,
S16BAI, S32BAI, S64BAI, S128BAI,
SAAS64BAI, SAAS64LAI, SCAS64BAI, SCAS64LAI,
            SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
                  align ← true
      endcase
      case op of
            S81:
            order ← undefined
$16LI, $32LI, $64LI, $128LI,
$16LAI, $32LAI, $64LAI, $128LAI,
            SAAS64LAI, SCAS64LAI, SMAS64LAI, SMUX64LAI:
                   order ← L
            $16BI, $32BI, $64BI, $128BI,
$16BAI, $32BAI, $64BAI, $128BAI,
$AA$64BAI, $CA$64BAI, $MA$64BAI, $MUX64BAI
                   order ← B
      endcase
      a ← RegRead(ra, 64)
      VirtAddr ← a + (offset<sub>11</sub>50 II offset)
      if align then
            if (VirtAddr and ((size/8)-1)) ≠ 0 then
raise AccessDisallowedByVirtualAddress
            endif
       endif
      m ← RegRead(rb, rsize)
       case function of
            NONE
                   StoreMemory(VirtAddr,size,order,m<sub>size-1..0</sub>)
             AAS:
                   b ← LoadMemory(VirtAddr,size,order)
StoreMemory(VirtAddr,size,order,m63,0+b)
                   RegWrite(rb, 64, b)
            CAS:
                   b ← LoadMemory(VirtAddr,size,order)
                   if (b = m63..0) then
                         StoreMemory(VirtAddr,size,order,m127..64)
                   endif
                   RegWrite(rb, 64, b)
            MAS:
                   b ← LoadMemory(VirtAddr,size,order)
                   n \leftarrow (m_{127..64} \& m_{63..0}) \mid (b \& \sim m_{63..0})
                   StoreMemory(VirtAddr,size,order,n)
RegWrite(rb, 64, b)
            MUX:
```

- 156 -

microunity

Terpsichore System Architecture

Wed, Aug 2, 1995

b ← LoadMemory(VirtAddr,size,order) n ← (m_{127.64} & m_{63.0}) l (b & -m_{63.0}) StoreMemory(VirtAddr,size.order,n)

endcase enddef


Exceptions


Reserved instruction
Access disallowed by virtual address
Access disallowed by tag
Access disallowed by tag
Access disallowed by lobal TLB
Access detail required by local TLB
Access detail required by local TLB
Access detail required by global TLB
Access detail required by global TLB
Cache coherence intervention required by local TLB
Cache coherence intervention required by local TLB
Local TLB miss
Global TLB miss


- 157 -

microunity

EØS









Elect-DOIN The profice has the standards to more dark between enterry and the righter and the control of the profit of the standard to associate to more dark between enterry and the righter and the restrict count of the profit of the standard to enter the standard to enter the profit of the standard to enter the standard to enter the profit of the standard to enter the standard to enter the profit of the standard to enter the stand			
The second of th			していて
Reactions to come data between manage and the application to come data between manage and the application and the common manage and the application and the common manage and the application and the common managements are perform compromates to the first and application are presented to the first and application are commonly related to the common data application are commonly related to the common data and application are commonly related to the common data and application are commonly presented to the common data and application are commonly presented application and commonly presented to the common data application and application and the common data application and applicati			
The right of the r			
The signal of the state of the signal of the	et instruction.		Other branch naurocoins provide for unconditional transfer of control to addresses two discort to be reached by a 12-bit offset, and to transfer to a supper while placing the besidon
Description to receive data between memory and the application to receive data between memory and the application communication and the transmission of the memory and the application communication and the transmission and the application communication and the transmission are represented by printer communication and the transmission are represented by the first and application are represented by the first application are represented by the first application and the printer application and the printer application and the printer application and the printer application and the response of the printer application and the printer application and the printer application and the printer printer application and the printer appl	receiving the order of the operation and owing the other code. Thus, as I, relation, and be used in place of a C relation for evidence the operation is of the operation of the		transfer, execution continues with the following intercetion,
They sign 1/1/199 John Steiner and Steiner	Because the less and greater relations are and contravanters, one of each relation that differs		intendeduce transfer of the program counter to the singer of the branch, specified by a 12-bit signed offset from the location of the branch instruction. A non-taken branch causes no
The right of the r	point compare branch on the set result.	*	operands contained in general registers, or on the bitwise and of two operands. Depending on the result of the compare, either a branch is taken, or not taken. A taken branch causes an
The region is record and however memory and the against an expectation to record and however memory and the against administration and the record and the record and the against an expectation of the record and the against an expectation are performed to the first and a required that are represented by the first and the against an expectation are represented to the first and appear when are recorded as the first and a region are described and the record and the against an expectation algorithm and the record and	can be abelied by combining the use of a floating-point company set factors, with colder for the contract of t		The fixed point compare and branch instructions provide all arithmetic tests for equality and inequality of signed and unsigned fixed-point values. Tests are performed either between two
They stigg 1/1/1999 Agent in the continues of displaces to see of all pictures and the registration to see of all pictures and the registration of the continues of displaces and the registration of the continues of the continue	Zous floating-point compare-branch featructions do not generate an exception on		Branco
Total interests The signal in the proof of the Access in manage year the griginan interests of the signal interests of the si	respons and programed by the ILEST Badery-point standard. These finaling-point completions unspired the read types of nimeritie frame computations with special badeling for NAS (non-standard) when A NAS value computes as "unordered" with respect to any other spike, even that of an demolated NAS value.		multiples operation provided the shally so includingly write to a period of an order. These immunication sharpy operate on aligned code data, using other links endian or hig-orders byte ordering.
They, liqu 11, 1991 They liquid to a more of the between manage and the original of the contents of adjustment of the contents of adjustment of the contents of adjustment of the contents of	The floreing-point compare-and-branch immucoust provide all the comparison types		Swap instructions provide multithread and multiphrecesor synchronization, using indivisible operations; add-nown compare-twent, multiplies twent, and double-commute-nown. A state-
lies, lig. 17, 1997 And forecase the persons of applicate part for understanding the gradient and control of the person of the persons of applicate part for understanding equations in perform computation as the control and persons of applicate part for understanding equations in perform computation as the control and the persons of the person control of the gradient through the person of the gradient through the gradient through the person of the gradient through the gradient through the gradient through the gradient through the person of the gradient through the grad	Branch Conditionally		The load and troys testinetoens are used for fixed-point data as well as floating point and depict signal process ing data; Zeus has a single bank of registers for all data types.
The right (1) 17	Zous provides all the facilities mandated and recommended by ANSI/IEEE standard 754- 1985: Binary Foundation books Anistances, with the use of minocornic software.		first general register.
The state of the s	Eleating-point		offices fines a single base general register, and essies in generating memory addresses within therefore bought. Abgument of the addresse can be reduced to checking the alignment of the
They, (i.g., 17, 199) The management of the Network manage god the against the deceases of against the decease of against the dece	shifts, and bit-filld operations.		and the product of the size of the memory region and either an immediate value or mother general register. Scaling maximizes the memory space which can be reached by immediate
Tops (iii) 17 (1997) And Topsome Tops (iii) 17 (1997) And Topsome Top opening to the Exercise memory and the application to the control of application and the control of the control top opening to the control of the control top opening to the control of the control top opening to the control top opening	simple that operations which are also available as addressing operations, but further extend the available set so include three-operand add/subtract three-operand boulean, dynamic		Land and store inseructions specify memory additions so the sum of a base general explain-
The second secon	perform authories operations on values of \$1, \$2, 64, 67, 67, 68, 64, 67, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68		even multiple of the and of the region or of unspecified alignment alignment checking is also explicitly specified in the instruction.
The first part of the second s	Many of the op, trained used for Digital Sanal Processing (DSP), which we described in	1	either fetherndan or big-radian byte ordering the size and ordering are explicitly specified
They, (sig. 17, 199) The information to an extra dark between manage and the extra manage and the extra manage and the extra management of the extra management on the extra management on the extra management on the extra management on the extra management of the extra	Execution Operations	-	Lord and store interactions that stocks a marriage region of more than the love may also
The sign (sign) 17.7777	completion of lead and store operations.	-	required. When studing data frequent, remain are personal correctioned or ingrecommon to the left to first the area of the area of the control of the left to first the area of the control or the left to first the area of the control or the left to the area of the control or the left to the area of the control or the left to the area of the control or the left to the area of the control or the left to the area of the control or the left to the area of the control or the left to the area of the control or the left to the area of the control or the left to the area of the control or the left to the area of the control or the left to the area of the control or the left to the area of the control or the left to the area of the control or the left to the
Title July 17, 1999 And Recommend of the Commendation of the Commendation in control data between among and the application to control data between among and the application of the commendation of the Comm	completed prior to or in conjunction with the execution of load and more operations in a		The load and some immunityes move data between memory and the replace. When loading
Total (Fig. 17.199) Zian Resource	These include sick, subtract, Boolean, and simple with operations. These addressing		Load and Store
The right of the r	A subject of serviced fund-points arithmetic representation to explicit the subject to the subje		of registers, remarking the result to registers.
22-10-10-10-10-10-10-10-10-10-10-10-10-10-	Addressling Operations		branch magnutions to compare the contents of registers and to transfer control from one code address to arricher, and arithmetic oversions to before community on the contents.
75. February 17.199	secure means to secure code at a higher perilogs level, in a form similar to a normal procedure call.		Zeus provides had and some inserventure to move data between memory and the resisten-
	following the branch into a register. The branch theough pateway interaction provides a		Fixed-point
	Ton, Aug 17, 1999		146, Apr. 1477

The department of the first should be broad to the state of the state	The company of the process of the pr					
The spinor deliciones (T. A. a. q. g. the control of the control o	The specime deliciones (**) The Act of (**) the specime and th		1			
The specimen Andrews (The Aug 2) and the product of the comments of the commen	The course of the course of the process of the proc					
The spinor deliciones (P. A. a. q. 2) the control of the spinor deliciones (P. A. a.	The specime in the control of the process of the control of the co	the second distribution of the second				
The spinous felicioness (The Aug of State Comments of the Comm	The control of the co	2.			MicroUnity	
The deposits of the control of the c	The specimen Authorises (The Author) (The Au		-			
The spinous Adalescent The Act of the Section of th	The specimen definitions (The county of the	secured or prophospic formed forms of commerce and	-	•		
The state of the control of the cont	The appear is a surprise of the process of the proc	lus Paris (1770)	()		quired by the ANSI/IEEE floating-point	southwate meanes provide acter operations re-
The spinor deliciones (The condition of the condition of	The spinor Additional Physics of the product of the common and are added to the common					
The specimen Andrews (The Aug 2) and the specimen of the specimen and the	The course of th	Monthly Dir understand presented on some con-			set southern and octaces trouble-bont and	binary integer formets.
The signature decisions of the control of the contr	The specimen definement [Pack of 2] the specimen and the	common values and the recorded anternation can be produced in software, as all source			testing point add, subtract, multiply, divide,	1 39 Stephen of manual transmission and part and
The state of the s	The first contract of the six of the contract	program counter points to the instruction that caused the exception and all register rates in				
Des Spennes St. Des Spennes Spennes Spennes Spennes St. Des Spennes Sp	The special section of the control o	five floating-point exceptions. The Zeus architecture products a precise extension The	٠.			Arithmetic Operations
The special sp	Explorement The Special Action of the Specia	ANSI/IRRE standard 754-1985 specifics information on the storm				
The September 20th Se	The special section of the company o	こうからい かいきょう こうかい かいりょう ライヤ かいかい かかいしか アンド・カー	_			compare-set
The Special Scholars of Data of the process of the	The space and the space of the	first and the control need to avoid telling lessowing instructions until the			1	GEX 6
The formula of the property of	Extrinsment The Speace Adalment The Act of the Company of the Comp	exceptions cannot be	-	-	+	
Des Spennes (Des Spennes Albaneses (Des Agril) (Spennes Albaneses (Des Spennes Albaneses (The special state of the speci	nave peer examined to not out invited operations, division by zero, pyrethow or underflow	•		+	Н
The separate distance of the separate distance	The special relation of the control	of Commod can be parameted not to cause data-dependent exceptions once the conversal			+	~
Zeri Spermen (2015 Spermen Archament (2015 Spermen Arc	The segment determine The April 1987. The segment determine The Segment T	not to cause data dependent exceptions. Strillers, floating point to assume with N 7 to			+	30
The Special Scholars of Daniel & Daniel	The special section of the control o	point interchois, Zous may safely retire instructions following them.			ł	-
The space and action of the sp	Extrement Tank parachetanes Tank (2) (b) To complete the	purallelism. When default rounding and energical harding round to a second warrantee			ł	10 0 1
The September 20th Se	The special colors of the property of the prop	This includes south the Zena programme in contracts. According to			ł	1
Zer Transmen The Springer Deleterance The springer methods are springer to provide a springer and a springer	The space articles of the control of				- day	1
The Special State of the Control of	The Special Action of the Control of	tran, including increes.	_		Di Cha	C Big Uno
The Special State of the Control of	The segment of the control of the co	exception) is specified all forming report and an exception; and when X (exact or			a constant	Minemonk Result II value
Zer Transmer Zer Spenne (Marian and Marian) The spenne and substitute of the spenne and	The space arising of the property of the common of the com	signate other than because these a floridance of the state of the stat			en are provided at instructions:	CORTAL Day Sandards Services Services and Services
The department of the control of the	The person delications [The Act of 2] the person of the pe	sers, P. Broc, C ceiling), the procified manager is re-	-			
The demonstrations (P. A. & C.) The second of the community of the communi	The signal statement The signal of the process of the signal of the process of the signal of the sig	result, resher than a trap. When munding is explicit assess he she have a second and the second seco			mating Nania	the so there feet our resonance no conference
Description and administration of the control of th	The special statement [Pack of 2] the property of the special statement [Pack of 2] the property of the special statement	is performed, and all facility point exception should clear the second and a large statement	-		point instructions may optionally generate an	CARCO DEGRACIONA COM COMPARE SET BOADING
The spinned relations of the control	The speace relations of the speace of the sp	When no rounding is emploisly named by the improvious (4.5 fe.44)			ovide all the compersion types supposted as	The compare set floating-point instructions pro
Date department (Control of the Control of the Cont	Designant statement The ring \$1,000. The state is stated by the part of the personnel of t	COUNTY OF THE PROPERTY OF THE				
Description of the control of the co	The specimen relations of The Act of 10 Me. The specimen relations of the specimen of the specimen and one of the specimen of	Operation, driving by more constitute with the second special part and acceptant through	_			rompare-set
The spinned relations of the control	The frame habitures (Daving 1) the process of the p	counting mode. Similarly, the manufacture of the county trace reports that registers not a				
The formal followine: Ducking it the control of the	The signal electrons The sign of the control of the	Rounding to provide within the land of the	_	•	Ch reasons	Compart-practice
The stage of the s	The spendent makes the property of the propert	A STANDARD CONTRACTOR OF THE PROPERTY OF THE P			100	
The dynamic halomes (Dec. of 1) the control of the	The special behavior that the special	Rounding and available	_		H	
The demand believes to the state of the stat	The special changes (Fa. eq. 2) from the special changes (Fa. eq. 2) for the special changes (Fa.	terry measurement accuracy or me reputs,			-	
Description deliments — The long \$10 ftm. The square analysis of the protection of the square and the square a	The speace relations to the property of the pr	of comments used operations with no roughling of incommediate reads that would	_		H	
The dynamic halomore (Dec. 4) of the control of the	The segment inflammant (The segment of the segment	provided at it in infinite precision, then rounded only once. Consequently, these	_		a a	200
The state of the s	The special statement The special statement of	The rounds of these operations are compared as If the multiplica are performed to infinite	_	4	Equal unord-	000
The sign of the control of the contr	The frame (whiteness to be a particular of the control of the cont				r	
The format following: Dealing 2 pink. The format following: Dealing 2 pink. The format following is a manufact of the great and a format following is a manufact of the great and a format following is a format following in the great and a following in	Sandyman statument The angle (the Common statument The Common statument The Angle (the Common statument The Comm	(E.MUI.MATP), and end-end (E.SCAL ADD.D).	_	-	The second second second	
The stage of the s	The special part of the sp	include a fused multiply-add (R-MUI_ADD P) compohe (R-CON P)			hithory are provided as in the second	The following floating point compare branch or
The state of the s	Zon Special Indiana Processing (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2	more products are numbed to each other and/or to an additional external. The foreign of		•		Andrew Married Property of the Parket
The signal definition of the signal of the s	Description information (Tex. or graph) (for the contract of t	In addition to the basic operations, Zeta performs a variety of macroscopy is additionally	-		minimum conductor of a tingle operand by	comparing the commed with least
Tendag (), 1999 Tendag	Tour grant (1,100) Zee branch.	Monthly British and American Company				The R relation can be stand to describe the
To a form the control of the control	The special property of the sp	and perform the secretary regions and symbols of the specified peristion				WALLE COORDON
	The common statement is sufficient to the common of the co	Each of the house of each operation,	_		en-che clause, reverse the clauses and use the	unconditional branch, or in the case of an If the
	The second secon	there the many is a produced on the operation, and round the mank (or			to branch over an immediately following	such at operation, use the revene condition
	The first of the f	The specialization artificially arrestly the assessment of the special	-		on the values are unordered. To accomplish	No injurement are previded that branch why
The fact of the fa	The Aud T () () () () () () () () () (The state of the s				
		Tes, Aug 37, 1999				
			-	-		1
			-	į.		
				1		
					こうけん ついれのける 強い	
				140	100	
		一、一、一、一、一、一、一、一、一、一、一、一、一、一、一、一、一、一、一、	後 と 一は 日本	1.9		
			門はいかから	200		1000 · 1
			1	A 600 A		The state of the s


Sec. of			7	Andrew Control of the			
12. 11			, j				1.5
0	W. S. C. S. C.		$p = p^{-1}$			44.34	100
	41	ES # 97111	14:439 E	SEENFELFERE	LIIIE	F1111	134
	18			A CONTRACTOR OF THE PARTY OF TH		1	
	86	0 0 0 0 0		111111111111	11.50		202
	10.5	compensate resources companyed to perside top creating as as the resources of the two operation. Result FOTWARTING When temporally educate the persident persident to the persident persistent persident pers	A CONTRACTOR		2 2 2	feet unt of a beant-cut cut be feetind in aden parties. Pluing the be automation, complete should optimizely complete should block where the purcil set	2
	all the		teriment the expension units. One of the means to incress means to hause two load into the resources inquired of the a to send the reporters for These, a shigh-later string maturation and one core in				
	7.1	die de	2 2 2 2		danker danker danker danker		+ 04
	1 1	ign and	3 1 1 1 1	The state of the s	A NA	ire i	1 10 31
	egrifican	and	not so	Consideration is instantial for delays in the constraint in injurities from the constraint in injurities from the constraint in the constraint inear the constraint in the constraint in the constraint in the con	Additional Load and Execute Resources Sades of the dynamic distribution of Zam instruc- bedom the desired frequency fitted particular fram- termedical. In a 18th performance Zam termedical. In 18th performance Zam termedical in thick the addry to single the pur- med current improcess in his research.	laseración, so that is the branch serudicions at as early as possible accession rate optimis the breath high finer a at most one other."	40
	200	adigo oncert	1 1 2 1	the state of the s	de la constant	11111	
	1 1	14 1	2000	and a substantial and a substa	100		
	> 1		7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	A Control of the cont	3 4 5 3	4.4.4	1000
	ten t	sing in the	in and and and and and and and and and an	the state of the s		100000	
	a sa	when when what	0 0 0 0 0 0 0	that the logical states of the logical state	100	11511	
	Mic and	and and	Taries.	the in	181	F1 10	
gr - 13	ended basicion, where he made replaces a volue which may have been finded fines, required the South Ferminding priors was applicated removers. A Zout imperimentate apper application of the Control of t	companies fractions and the Line Schemens area, I'm equilibril also must be added and the control of the contro	interest des quantités entire. Ou et d'in aven à l'enceur de plair et une leudoité inservices i le le proisé de conservices au le province de l'enceur de l'enceu	Our of the time, a primaria for delay in particular to the problem of the problem	McGHOOM Load and Execute Resources or view bedward who have of the demand developing of Zan insuration or view bedward who have the first three participants of the same of the same of the first three participants of the same of the same of the meaning places of which the dainy to same to participants or more unwell may be and given the important of the same.	first bet of a based-consisted inserteday, to the inserteday as the played the leading to be feetful in advance of the based-consisted structure making the complete group for the control of the complete group fields. Played the based that as well ju possible, policy as point when the majoration of the control of the con	
e e			2 6 P 5 R X	EEWSFEEESES CS 44.	E T H T	KETSP 1	
n.		: ÷ :					
er.			1				
							-
34	14						
# · ·	1 4.	1 /			the second	4.8	1
i i	- T.	/				11:1	
Series .	and the second				1. 1. 1.		
4					100	1	
	Y		<i>;</i> · .		10.00	goordly provide forwards a richg are immediantly is execution instruction as a execution inside back to the	1 × 4
	14-1				* * *		
P*	100					100	
CVS -	10 50					115	
3		3 30 6				The depth of the second of the	
	CONTRACTOR OF				计选制数	HII.	
24	1 2 2 2 2 2 2		1.74 %	生物化合金			
<u> </u>	1.0		100			i form	
William Co.	195					11 0	
	. F	P. Carley	K44.50				
	1						
7 m					引起数		
of the .	1-15-50	ingsa Mi	100		ATTENDED		
					经外线等		
Service Control	and the second	AND A SECOND		Consider Constitution	ALCON SER	Paran lakela	

n e				
	Edma Springs Spring	1224 1 122 1	Store The operation and the common of regular states of the common of regular states of the common o	X-sa Sprinti Architecture
	24.23 24.23 5 6	3 0	11 14 11 11 11 11 11 11 11 11 11 11 11 1	31 30 (192
B		See Course	initia d'un appare p pudos : initia de la companya del la companya de la companya de la companya del la companya de la companya de la companya de la companya del	70 (A)
	7 1 5 0 0 0 0 0 0 0 0 0	See Control Berger School Control Cont	te rejeius d'an argiere e podes e s'anti- lais memors. Serie de la complete e podes e s'anti- lais memors. Serie de la complete e la complet	
Microbia		and	pedace symulatificate sid an	Immedia Sci
			THE ENTRY	
	i.			
	1	企業 1	Descriptor As operand montpool (modulati modul	1
		In the second se	DESCRIBED AND ADMINISTRATION OF THE PROPERTY O	
	Parada I I own y A SAME STORM TO SAME STOR	II SAVA BUCL HIRR, SIZAVA HIRR, SIZAVA SIZAM SIZAM SIZAM SIZAM SIZAM SIZAM SIZAM SIZAM SIZAM SIZAM SIZAM SIZAM SIZAM SIZAM SIZAM SIZAM	ad in bysec, is a the charge of the The charge of the the charge of the full byse action. In computed with a computed in 1 a computed in 1 a computed in 1 a computed in 1	J.
•	Vinue of the state		specificity of the interest of the property of the interest of templates of, templates of, templates of, templates of, templates of templates of templates of templates of the contract of the	
			44 421	[1] [1] [2] [2] [2] [2] [2] [2] [2] [2] [2] [2
Magazilla			A CONTRACTOR OF THE CONTRACTOR	





1. 18 18 18 18	1	, or states		EVECTOR.	101111	47743	r ryer,	77	Description of the second	and agency			
	N 1 4					A-150							3
		200 Siles		216 216 216 216 216 216 216 216 216 216	1 22 2		2 1 2	E 89	Printer	implementation the sum of the conjunts of regions to and the glor estimated value of the offers that, which feel the depend at the The constant of regions at second as the size position, are winted to constant using the possibled laye make. The configurate friends address more by happed, into it, is more but no more methyla of the	Description American	Î	
		d — Rightsayd, 128 care on of 51161, 511641, 51168, 511648, 51161, 511641, 51168, 511648, 51161, 511641, 51168, 511648,	Filing of the Constitution	Verdal - C - Consell and 11 other 11 phen-s case open SION, SIZM, SIGM, SIZM, SION, SIZM, SIGM, SIZM, SION, SIZM, SIGM, SIZM,	SHAM, SHZH, SHAM, SHZHM, SHUDSHAL SHOM, SHZH SHAM, SHZHM, SHUDSHAL SHAM, SHZHM, SHZHM, SHZHM, SHUDSHAL SHAM, SHZHM, SHZHM, SHUDSHAL SHAM, SHZHM, SHZHM, SHUDSHAL	in logical op di con di con di control di control di control control di control di control control di control di control control di control di control control di control control di control di control control di control di control control di control di control control di control di control di control di control control di control di control di control di control di control di control di control di	STAN STAN STAN STANS SHADOWAY SKIDDOWY STANDOWY STANDOWY STANDS SHADOWY STANDOWY STA	100				Zeu System Architectus	
		WAZES WANTES	Silzer	WEZIG WY	ANT SILZBAT		M. SIDZAR M. SIDAMI, SM 11284, SIDZAM	Siles, Street		the postents of operated at non veing the rat must be a	in bying in		
	129		Manushidae	(Fage 611)	BAL SHUDGAND		ne terroun		a algored to	of regions of the come specified by	period by	Tue; Aug 17, 1999	
							DOG-LAN.		Access disable	and of regions order.	the Instruction		
	N.			.)					A STATE		*	Ī	
	MicroUnity					\$ (* 4)						Instruction Set	
				i ,									
	ing s Marin	100									d		
							H		14			ï	
		¥":											
											STATE OF THE STATE		
	8												
						1							
													di
							6-16-10°C				. 4		
											k		
					111								



Sandanid				j8 j8		
	Mepadinin	Image and a second seco	1			
S. Unica		endase -hyper ; * - heddjirer, A round ender Reginner, 12a, 4 Exception			Cartista	Sensition (day)
ود الشور الما	(Al-pred)	tie w ← biodynalprecci.b.p. misprecci-prec.b.pred. etw ← biodynalprecci.b.p. misprecci-prec.b.pred) most EDVE:			Ш	EMULF 178X EMULF 178X
Education of		a m Torologies i a LADD: LADD: HALE: HALE: A m Independent LADD: A had beet then			d Charge (Adaptus acustus) of Current Adaptus acustus) of Current Adaptus acustus) of Current Adaptus acustus) of Current Adaptus acustus)	EMULFOAN EMULFAAZ EMULF128 EMULF128C
ri. v. v. s		ed Ensender Georgia-meioparecountdistand is 4 — Regiment 199 Augment 199 to — Regiment of perc to — Perchapter I perc 0 — Perchapter I J			Spiral security	EMULF32X EMULF32X EMULF34 EMULF64X
-6-18-05V		Definition od majeversung in ma = imaf betrigge in Af Detinize ing A madeet			ng/Roangp	EATING EATING EATING EATING
alfon a fa	wooded using the specified, anding option is specified, wall operation, divide by he is Jecaset. If a rescoling tare handled according to	personne. The result is placed in regular re, The operation is remoded using the apprilical remodels option are using another securities (and applicable it is entirely option at person and another securities (and applicable it is entirely option). The desired point is result of the desired point invade options, desired present another options are optional. If the result is present it is required to the result of the re			Ensemble multiple Ensemble multiple Ensemble multiple Ensemble multiple Ensemble multiple Ensemble multiple	(20043 (20043 (20043
de de de seu	operound	Eprac rd re- rb Decutorion The contents of rejoins in and its are persisted away the			Disemble day Entemble day Entemble day Entemble day Entemble day	EDAY-1384 EDAY-1384 EDAY-1384 EDAY-1384 EDAY-1384
		Econes Ecoperational rd-rut rd-responsivelying				EDNJE 61,F EDNJE 61 N EDNJE 64 Z EDNJE 64 Z EDNJE 128
خانو سا	Instruction Set Essentite Plump print	Zein System Architecture Tue, Aug 17, 1999			Zaus System Archarecture Tuez, Aug 17, 1999 Instruction Set	/¿sus/Sylicm
		And the second s				
130		Sim spinish to the second seco	Water State of the	A STATE OF THE PARTY OF THE PAR	A STATE OF THE PROPERTY OF THE	